Search results

From SublabWiki
Jump to: navigation, search
  • | colspan="2" | Non-Maskable | colspan="2" | Non-Maskable
    7 KB (852 words) - 13:05, 26 April 2011
  • ! rowspan="2" colspan="2" | Mnemonic ! rowspan="2" | Machine Code
    148 KB (17,799 words) - 18:45, 13 July 2015
  • | 2
    4 KB (628 words) - 20:02, 12 July 2015
  • ! < Bit 2 > | System Control 2
    20 KB (2,316 words) - 03:50, 30 May 2011
  • ...hing rate divider, the PRC triggers various components. It can operates in 2 modes, "Rendering + Frame Copy" and "Frame Copy Only". ...set, and a tile map located at $1360. This stage is enabled by using bit 2 of [[PM_Registers|PRC_MODE (Reg $80)]].
    12 KB (1,713 words) - 05:16, 29 June 2015
  • | 2 The I/O Port is configured using 2 8-bit registers. IO_DIR selects the data direction of the respective pin.
    2 KB (275 words) - 01:22, 16 December 2011
  • SP = SP + 2 SP = SP + 2
    2 KB (359 words) - 20:16, 23 February 2011
  • Memory[SP+2] = V Memory[SP+2] = V
    4 KB (590 words) - 13:51, 17 October 2010
  • V = Memory[SP+2] PC = (Memory[SP+2] SHL 8) + Memory[SP+1]
    1 KB (147 words) - 22:04, 15 May 2011
  • | 1 || 2 || 3 || 4 || 5 || 6 || 7 || 8
    904 bytes (111 words) - 19:35, 18 July 2013