Difference between revisions of "PM Opc RORC"
From SublabWiki
m (Spelling correction) |
m (→Examples) |
||
Line 54: | Line 54: | ||
; A = 0x04 | ; A = 0x04 | ||
; F = (Carry=0) | ; F = (Carry=0) | ||
− | RORC A | + | '''RORC A''' |
; A = 0x02 | ; A = 0x02 | ||
; F = (Zero=0):(Carry=0):(Sign=0) | ; F = (Zero=0):(Carry=0):(Sign=0) | ||
Line 60: | Line 60: | ||
; B = 0x45 | ; B = 0x45 | ||
; F = (Carry=1) | ; F = (Carry=1) | ||
− | RORC B | + | '''RORC B''' |
; B = 0xA2 | ; B = 0xA2 | ||
; F = (Zero=0):(Carry=1):(Sign=0) | ; F = (Zero=0):(Carry=1):(Sign=0) | ||
Line 66: | Line 66: | ||
; B = 0x84 | ; B = 0x84 | ||
; F = (Carry=0) | ; F = (Carry=0) | ||
− | RORC B | + | '''RORC B''' |
; B = 0x42 | ; B = 0x42 | ||
; F = (Zero=0):(Carry=0):(Sign=0) | ; F = (Zero=0):(Carry=0):(Sign=0) | ||
Line 72: | Line 72: | ||
; [HL] = 0x01 | ; [HL] = 0x01 | ||
; F = (Carry=0) | ; F = (Carry=0) | ||
− | RORC [HL] | + | '''RORC [HL]''' |
; [HL] = 0x00 | ; [HL] = 0x00 | ||
; F = (Zero=1):(Carry=1):(Sign=0) | ; F = (Zero=1):(Carry=1):(Sign=0) | ||
Line 78: | Line 78: | ||
; [HL] = 0x01 | ; [HL] = 0x01 | ||
; F = (Carry=1) | ; F = (Carry=1) | ||
− | RORC [HL] | + | '''RORC [HL]''' |
; [HL] = 0x80 | ; [HL] = 0x80 | ||
; F = (Zero=0):(Carry=1):(Sign=1) | ; F = (Zero=0):(Carry=1):(Sign=1) | ||
[[PM_InstructionList|'''« Back to Instruction set''']] | [[PM_InstructionList|'''« Back to Instruction set''']] |
Revision as of 00:31, 21 April 2009
Contents
RORC = Rotate Right through Carry
Hex | Mnemonic | Cycles |
---|---|---|
CE 98 | RORC A | 12 |
CE 99 | RORC B | 12 |
CE 9A | RORC [N+#nn] | 20 |
CE 9B | RORC [HL] | 16 |
Execute
A = Register A B = Register B [N+#nn] = Memory: (I shl 16) or (N shl 8) or #nn [HL] = Memory: (I shl 16) or HL
; RORC Ds ; ; Ds = Source/Destination Ds = (Ds SHR 1) OR (Carry SHL 7)
Description
"8-Bits Destination" bits are rotated right by 1 through Carry.
Conditions
Zero: Set when result is 0
Carry: Set when old bit 0 is 1
Sign: Set when bit 7 of the result is 1
Overflow remain unchanged
Examples
; A = 0x04 ; F = (Carry=0) RORC A ; A = 0x02 ; F = (Zero=0):(Carry=0):(Sign=0)
; B = 0x45 ; F = (Carry=1) RORC B ; B = 0xA2 ; F = (Zero=0):(Carry=1):(Sign=0)
; B = 0x84 ; F = (Carry=0) RORC B ; B = 0x42 ; F = (Zero=0):(Carry=0):(Sign=0)
; [HL] = 0x01 ; F = (Carry=0) RORC [HL] ; [HL] = 0x00 ; F = (Zero=1):(Carry=1):(Sign=0)
; [HL] = 0x01 ; F = (Carry=1) RORC [HL] ; [HL] = 0x80 ; F = (Zero=0):(Carry=1):(Sign=1)