Difference between revisions of "PM Registers"

From SublabWiki
Jump to: navigation, search
(Register Mapping)
(Register Mapping)
Line 47: Line 47:
 
| Second Counter Lo
 
| Second Counter Lo
 
| SEC_CNT_LO
 
| SEC_CNT_LO
| colspan="8"| Counter
+
| colspan="8" style="background-color:#00FFFF;"| Counter
 
|-
 
|-
 
| $0A
 
| $0A
 
| Second Counter Med
 
| Second Counter Med
 
| SEC_CNT_MED
 
| SEC_CNT_MED
| colspan="8"| Counter
+
| colspan="8" style="background-color:#00FFFF;"| Counter
 
|-
 
|-
 
| $0B
 
| $0B
 
| Second Counter Hi
 
| Second Counter Hi
 
| SEC_CNT_HI
 
| SEC_CNT_HI
| colspan="8"| Counter
+
| colspan="8" style="background-color:#00FFFF;"| Counter
 
|-
 
|-
 
| $10
 
| $10
Line 63: Line 63:
 
| SYS_BATT
 
| SYS_BATT
 
| colspan="2"|
 
| colspan="2"|
| Low Battery
+
| style="background-color:#00FFFF;" | Low Battery
 
| colspan="5"| ?? (Low-Level?)
 
| colspan="5"| ?? (Low-Level?)
 
|-
 
|-
Line 272: Line 272:
 
| Timer 1 Count (Lo)
 
| Timer 1 Count (Lo)
 
| TIM1_CNT_L
 
| TIM1_CNT_L
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $37
 
| $37
 
| Timer 1 Count (Hi)
 
| Timer 1 Count (Hi)
 
| TIM1_CNT_H
 
| TIM1_CNT_H
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $38
 
| $38
Line 321: Line 321:
 
| Timer 2 Count (Lo)
 
| Timer 2 Count (Lo)
 
| TIM2_CNT_L
 
| TIM2_CNT_L
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $3F
 
| $3F
 
| Timer 2 Count (Hi)
 
| Timer 2 Count (Hi)
 
| TIM2_CNT_H
 
| TIM2_CNT_H
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $40
 
| $40
Line 338: Line 338:
 
| 256Hz Timer Counter
 
| 256Hz Timer Counter
 
| TIM256_CNT
 
| TIM256_CNT
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $44
 
| $44
Line 390: Line 390:
 
| Timer 3 Count (Lo)
 
| Timer 3 Count (Lo)
 
| TIM3_CNT_L
 
| TIM3_CNT_L
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $4F
 
| $4F
 
| Timer 3 Count (Hi)
 
| Timer 3 Count (Hi)
 
| TIM3_CNT_H
 
| TIM3_CNT_H
| colspan="8"| Count
+
| colspan="8" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $50
 
| $50
Line 473: Line 473:
 
| [[PM PRC|PRC Rate Control]]
 
| [[PM PRC|PRC Rate Control]]
 
| PRC_SPEED
 
| PRC_SPEED
| colspan="4"| Frame counter
+
| colspan="4" style="background-color:#00FFFF;"| Frame counter
 
| colspan="3"| Rate divider
 
| colspan="3"| Rate divider
 
| ???
 
| ???
Line 527: Line 527:
 
| PRC_CNT
 
| PRC_CNT
 
| colspan="2" style="border:none;"|
 
| colspan="2" style="border:none;"|
| colspan="6"| Count
+
| colspan="6" style="background-color:#00FFFF;"| Count
 
|-
 
|-
 
| $8B
 
| $8B

Revision as of 05:27, 26 May 2008

Register Overview

The Pokemon Mini maps $2000 ~ $20FF as hardware control registers. This area is reserved for hardware related functions such as video, audio, general purpose timers, hardware I/O and system control.

Much of this address space is mapped as Open-Bus, leading us to beleive that this area is not used for any purpose. Other areas respond to requests but their purpose is yet undetermined.

Registers tend to be controlled on a bit level, so for the sanity purposes, they will be broken down to this level. At any point they are shown spanning multiple columns, that indicates that it is a multi-bit value and should be treated as if they were a number.

The bits themselves come in four flavors: Read-only, Write-Only, Read-Write, and S-R Strobe. Write-Only registers typically return a zero value, and are generally only used for things such as resetting timers. S-R Strobes are used for clearing interrupt events. Writting a logical '1' to any bit that is set will result in a bit being cleared, where as '0' leaves them unchanged.

Any register not included on this list reads as Open-Bus and will be excluded unless a function has otherwise been determined.

Register Mapping

Address Register Const Name 7 6 5 4 3 2 1 0
$00 System Control 1 SYS_CTL1 Startup Contrast Unknown Unknown
$01
$02
$08 Second Counter Control SEC_CTRL Reset Enable
$09 Second Counter Lo SEC_CNT_LO Counter
$0A Second Counter Med SEC_CNT_MED Counter
$0B Second Counter Hi SEC_CNT_HI Counter
$10 Battery Sensor SYS_BATT Low Battery  ?? (Low-Level?)
$18 Timer 1 Prescalars TIM1_SCALE Enable Hi Hi Scalar Enable Low Low Scalar
$19 Timer Type Enables \ Timer 1 Speeds TIM1_SPEED_ENA Enable Fast Enable Slow Slow (Hi) Slow (Lo)
$1A Timer 2 Prescalars TIM2_SCALE Enable Hi Hi Scalar Enable Low Low Scalar
$1B Timer 2 Speeds TIM2_SPEED Slow (Hi) Slow (Lo)
$1C Timer 3 Prescalars TIM3_SCALE Enable Hi Hi Scalar Enable Low Low Scalar
$1D Timer 3 Speeds TIM3_SPEED Slow (Hi) Slow (Lo)
$20 IRQ Priority 1 IRQ_PRI_1 IRQ $03 ~ $04 IRQ $05 ~ $06 IRQ $07 ~ $08 IRQ $09 ~ $0A
$21 IRQ Priority 2 IRQ_PRI_2 IRQ $0B ~ $0E IRQ $13 ~ $14 IRQ $15 ~ $1C IRQ ?? ($1D ~ $1F?)
$22 IRQ Priority 3 IRQ_PRI_3 IRQ $0F~$10
$23 IRQ Enable 1 IRQ_ENA_1 IRQ $03 IRQ $04 IRQ $05 IRQ $06 IRQ $07 IRQ $08 IRQ $09 IRQ $0A
$24 IRQ Enable 2 IRQ_ENA_2 IRQ $0B IRQ $0C IRQ $0D IRQ $0E IRQ $13 IRQ $14
$25 IRQ Enable 3 IRQ_ENA_3 IRQ $15 IRQ $16 IRQ $17 IRQ $18 IRQ $19 IRQ $1A IRQ $1B IRQ $1C
$26 IRQ Enable 4 IRQ_ENA_4 IRQ $0F IRQ $10 IRQ ?? IRQ ?? IRQ $1D IRQ $1E IRQ $1F
$27 IRQ Active 1 IRQ_ACT_1 IRQ $03 IRQ $04 IRQ $05 IRQ $06 IRQ $07 IRQ $08 IRQ $09 IRQ $0A
$28 IRQ Active 2 IRQ_ACT_2 IRQ $0B IRQ $0C IRQ $0D IRQ $0E IRQ $13 IRQ $14
$29 IRQ Active 3 IRQ_ACT_3 IRQ $15 IRQ $16 IRQ $17 IRQ $18 IRQ $19 IRQ $1A IRQ $1B IRQ $1C
$2A IRQ Active 4 IRQ_ACT_4 IRQ $0F IRQ $10 IRQ ?? IRQ ?? IRQ $1D IRQ $1E IRQ $1F
$30 Timer 1 Control (Lo) TIM1_CTL_L 16-bit Mode  ??? Enable Reset  ???
$31 Timer 1 Control (Hi) TIM1_CTL_H  ??? Enable Reset  ???
$32 Timer 1 Preset (Lo) TIM1_PRE_L Preset
$33 Timer 1 Preset (Hi) TIM1_PRE_H Preset
$34 Timer 1 Pivot (Lo) TIM1_PVT_L Pivot
$35 Timer 1 Pivot (Hi) TIM1_PVT_H Pivot
$36 Timer 1 Count (Lo) TIM1_CNT_L Count
$37 Timer 1 Count (Hi) TIM1_CNT_H Count
$38 Timer 2 Control (Lo) TIM2_CTL_L 16-bit Mode  ??? Enable Reset  ???
$39 Timer 2 Control (HI) TIM2_CTL_H  ??? Enable Reset  ???
$3A Timer 2 Preset (Lo) TIM2_PRE_L Preset
$3B Timer 2 Preset (Hi) TIM2_PRE_H Preset
$3C Timer 2 Pivot (Lo) TIM2_PVT_L Pivot
$3D Timer 2 Pivot (Hi) TIM2_PVT_H Pivot
$3E Timer 2 Count (Lo) TIM2_CNT_L Count
$3F Timer 2 Count (Hi) TIM2_CNT_H Count
$40 256Hz Timer Control TIM256_CTRL Reset Enable
$41 256Hz Timer Counter TIM256_CNT Count
$44
$45
$46
$47
$48 Timer 3 Control (Lo) TIM3_CTL_L 16-bit Mode  ??? Enable Reset  ???
$49 Timer 3 Control (Hi) TIM3_CTL_H  ??? Enable Reset  ???
$4A Timer 3 Preset (Lo) TIM3_PRE_L Preset
$4B Timer 3 Preset (Hi) TIM3_PRE_H Preset
$4C Timer 3 Pivot (Lo) TIM3_PVT_L Pivot
$4D Timer 3 Pivot (Hi) TIM3_PVT_H Pivot
$4E Timer 3 Count (Lo) TIM3_CNT_L Count
$4F Timer 3 Count (Hi) TIM3_CNT_H Count
$50
$51
$52 Key-Pad Status (Active 0) KEY_PAD Power Right Left Down Up C B A
$53
$54
$55
$60 I/O Direction Select IO_DIR  ??  ?? IR Rx Disable Rumble EEPROM Clock EEPROM Data IR Rx IR Tx
$61 I/O Data Register IO_DATA  ??  ?? IR Rx Disable Rumble EEPROM Clock EEPROM Data IR Rx IR Tx
$62
$70  ???  ???  ??  ??  ??
$71 Audio Volume Control AUD_VOL  ?? Volume (Mute,50%,50%,100%
$80 PRC Stage Control PRC_MODE Map Size Ena Copy Ena Sprites Ena Map Invert Map
$81 PRC Rate Control PRC_SPEED Frame counter Rate divider  ???
$82 PRC Map Tile Base (Lo) PRC_MAP_LO Map Tile Base
$83 PRC Map Tile Base (Mid) PRC_MAP_MID Map Tile Base
$84 PRC Map Tile Base (Hi) PRC_MAP_HI Map Tile Base
$85 PRC Map Vertical Scroll PRC_SCROLL_Y Map Scroll Y
$86 PRC Map Horizontal Scroll PRC_SCROLL_X Map Scroll X
$87 PRC Sprite Tile Base (Lo) PRC_SPR_LO Sprite Tile Base
$88 PRC Sprite Tile Base (Mid) PRC_SPR_MID Sprite Tile Base
$89 PRC Sprite Tile Base (Hi) PRC_SPR_HI Sprite Tile Base
$8A PRC Counter PRC_CNT Count
$8B Unknown (returns 0)
$8C Unknown (returns 0)
$8D Unknown (returns 0)
$8E Unknown (returns 0)
$8F Unknown (returns 0)
$F0 Unknown (returns 0)
$F1 Unknown (returns 0)
$F2 Unknown (returns 0)
$F3 Unknown (returns 0)
$F4 Unknown (returns 0)
$F5 Unknown (returns 0)
$F6 Unknown (returns 0)
$F7 Unknown (returns 0)
$FE LCD Raw Control Byte LCD_CTRL LCD Control I/O
$FF LCD Raw Data Byte LCD_DATA LCD Data I/O