Difference between revisions of "Pokemon Mini"
From SublabWiki
m (+ Picture of a Pokemon mini unit.) |
(Added all shortcuts for quick access) |
||
Line 11: | Line 11: | ||
* [[PM RAM|The Memory]] | * [[PM RAM|The Memory]] | ||
* [[PM Registers|The Hardware Registers]] | * [[PM Registers|The Hardware Registers]] | ||
+ | ** [[PM_Second_Counter|RTC / Second Counter]] | ||
+ | ** [[Timers|General Purpose Timers]] | ||
+ | ** [[256Hz_Timer|256 Hz Timer]] | ||
+ | ** [[PM_IRQs|Interrupt Hardware]] | ||
+ | ** [[PM_I/O_Port|I/O Port (IR, EEPROM and Rumble)]] | ||
+ | ** [[PM_Audio|Audio / Sound]] | ||
+ | ** [[PM_PRC|PRC (Program Rendering Chip)]] | ||
+ | ** [[LCD_Controller|LCD Controller]] | ||
* [[PM Cartridge|Cartridge Memory]] | * [[PM Cartridge|Cartridge Memory]] | ||
+ | ** [[PM_Pinouts|Cartridge Pinouts]] | ||
* [[Unknown PM Stuff]] | * [[Unknown PM Stuff]] |
Revision as of 21:52, 17 May 2009
Pokemon Mini Hardware Overview
The Pokemon Mini is a hand held created by Nintendo R&D3 around 1999. The hardware as engineered entirely in-house and does not appear to contain any off the shelf parts other than a few slightly less important crucial elements like the LCD controller and internal EEPROM. The system is built around a 4mhz custom CPU (with a 4 cycle data access period), with a 4k bios image, 4k of ram and a 21-bit cartridge bus. The internal memory map is decoded as 24-bit with no known mirrors. The entire system is controlled by writting to 256 hardware registers, most of which are Open-Bus.
- The Pokemon Mini CPU: Minx
- The Memory Map
- Internal BIOS
- The Memory
- The Hardware Registers
- Cartridge Memory