Difference between revisions of "Pokemon Mini"

From SublabWiki
Jump to: navigation, search
(Pokemon Mini Hardware Overview)
(Pokemon Mini Hardware Overview)
Line 1: Line 1:
 
== Pokemon Mini Hardware Overview ==
 
== Pokemon Mini Hardware Overview ==
The Pokemon Mini is a hand held created by Nintendo R&D3 around 1999.  The hardware as engineered entirely in-house and does not appear to contain any off the shelf parts other than a few slightly less important crucial elements like the LCD controller and internal EEPROM.  The system is built around a 4mhz custom CPU (with a /4 cycle divider), with a 4k bios image, 4k of ram and a 21-bit cartridge bus.  The internal memory map is decoded as 24-bit with no known mirrors.  The entire system is controlled by writting to 256 hardware registers, most of which are [[Open-Bus]].
+
The Pokemon Mini is a hand held created by Nintendo R&D3 around 1999.  The hardware as engineered entirely in-house and does not appear to contain any off the shelf parts other than a few slightly less important crucial elements like the LCD controller and internal EEPROM.  The system is built around a 4mhz custom CPU (with a 4 cycle data access period), with a 4k bios image, 4k of ram and a 21-bit cartridge bus.  The internal memory map is decoded as 24-bit with no known mirrors.  The entire system is controlled by writting to 256 hardware registers, most of which are [[Open-Bus]].
  
 
* [[Minx Cpu|The Pokemon Mini CPU: Minx]]
 
* [[Minx Cpu|The Pokemon Mini CPU: Minx]]

Revision as of 15:03, 20 May 2008

Pokemon Mini Hardware Overview

The Pokemon Mini is a hand held created by Nintendo R&D3 around 1999. The hardware as engineered entirely in-house and does not appear to contain any off the shelf parts other than a few slightly less important crucial elements like the LCD controller and internal EEPROM. The system is built around a 4mhz custom CPU (with a 4 cycle data access period), with a 4k bios image, 4k of ram and a 21-bit cartridge bus. The internal memory map is decoded as 24-bit with no known mirrors. The entire system is controlled by writting to 256 hardware registers, most of which are Open-Bus.